



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/945,266	08/31/2001	Richard L. Coulson	42390P11446	3830

8791 7590 02/10/2006

BLAKELY SOKOLOFF TAYLOR & ZAFMAN
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025-1030

EXAMINER

CHOI, WOO H

ART UNIT	PAPER NUMBER
----------	--------------

2189

DATE MAILED: 02/10/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/945,266

Applicant(s)

COULSON, RICHARD L.

Examiner

Woo H. Choi

Art Unit

2189

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 17 November 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-6,8,9,11-15,17-21,23-35,37,42-46 and 48-56 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-6,8,9,11-15,17-21,23-35,37,42-46,48 and 50-56 is/are rejected.
- 7) ☐ Claim(s) 49 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>8/8/05, 11/22/05</u> | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 101

1. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

2. Claims 32 – 35 and 37 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter. A piece of paper with printed instructions, which is regarded as non-statutory, reads on the amended claims. A piece of paper is a medium that is readable by machines such as scanners and copiers. The Examiner suggests that the claims be changed to claim executable computer instructions recorded on a computer readable medium to overcome this rejection.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Art Unit: 2189

4. Claims 12, 18, 23, 25, 31, 35 and 37 are rejected under 35 U.S.C. 102(b) as being anticipated by Shenk (US Patent No. 4,513,392).

5. With respect to claims 12, 23, 25, and 35, Shenk discloses a memory (figure 2) comprising:

an area to store data (figure 2, 243); and

an area to store metadata for the data (col. 4, lines 6 – 18, the predetermined number of times the data is to be recirculated), the metadata including:

a plurality of usage bits to indicate usage information for data in the memory (recirculation count for the data), a usage bit corresponding to one of a given number of clock periods (each recirculation of data takes a certain number of clock periods, hence the count corresponds to a given number of clock periods), wherein the memory is a destructive read memory (shift register read is a destructive read, hence the need for recirculation to preserve data) and wherein a usage bit for data read from the memory is updated during a writeback cycle to write the read data back to the memory (the count is updated while the data is being recirculated or written back to the shift register).

6. With respect to claim 18, Shenk discloses a system comprising:

a magnetic memory device (figure 2, 201, 203);

a destructive read memory (figure 2, 105) to cache data for the magnetic memory device (controller 105 caches data to be written to the disks) and to store metadata for the data (controller 105 stores data recirculation count as discussed above), the metadata including a

Art Unit: 2189

plurality of usage bits to indicate usage information for data in the memory, a usage bit corresponding to one of a give number of clock period (see rejection of claim 12 above); and a memory controller to update a usage bit for data read from the memory during a writeback cycle to write the read data back to the memory (see rejection of claim 12 above), the memory controller to de-allocate data using the plurality of usage bits (col. 4, lines 19 – 23, when the count expires, the register is loaded with new data).

7. Claims 12 – 14, 18, 19, 23 – 25, 31, 35, 37, 51 – 56 are rejected under 35 U.S.C. 102(b) as being anticipated by Emma *et al.* (US Patent No. 6,389,505, hereinafter “Emma”).

8. With respect to claims 12, 23, 25, 31, 35, 37, 51 and 56 Emma discloses a memory (figure 2a) comprising:

an area to store data (101); and

an area to store metada for the data (103, 120), the metadata including a plurality of usage bits to indicate usage information for data in the memory (120, 108), a usage bit corresponding to one of a given number of clock periods (210), wherein the memory is a destructive read memory (col. 1, lines 32 – 37) and wherein a usage bit for data read from the memory is updated during a writeback cycle to write the read data back to the memory (col. 5, lines 10 – 17, invalid bit is reset during a refresh or writeback cycle, see also col. 4, lines 46 – 50, the timer is also reset or updated).

9. With respect to claims 18, 52, 54 Emma discloses a system comprising:

Art Unit: 2189

a magnetic memory device (figure 1, 40);

a destructive read memory (20) to cache data for the magnetic memory device and to store metadata for the data, the metadata including a plurality of usage bits to indicate usage information for data in the memory, a usage bit corresponding to one of a give number of clock period (see rejection of claim 12 above); and

a memory controller to update a usage bit for data read from the memory during a writeback cycle to write the read data back to the memory (see rejection of claim 12 above), the memory controller to de-allocate data using the plurality of usage bits (col. 4, line 67 – col. 5, line 3, modify bit 120 is used when old data is de-allocated or replaced with new data).

10. With respect to claims 13, 19, 24 and 53, the usage information indicates when a memory location was refreshed or used for each location. One of the locations must have been least recently used.

11. With respect to claim 14, the destructive read memory is a cache memory (figure 1, 20).

12. With respect to claim 55, the memory (figure 2, 60) comprises non-volatile memory (40).

13. Claims 23, 25, 31, 35 and 37 are rejected under 35 U.S.C. 102(e) as being anticipated by Mizuno et al. (US Patent No. 6,285,626, hereinafter “Mizuno”).

14. With respect to claims 23, 25, and 35, Mizuno discloses a method comprising:

Art Unit: 2189

storing metadata comprising usage information for data in a memory (figure 1, 110); and
updating usage information (figure 1, 111 valid bit) for data read from the memory
during a writeback cycle to write the read data back to the memory (col. 3, lines 41 – 50, old data
and its valid bit is evicted/replaced when the old read data is written back to the memory and are
no longer used, i.e. usage information is updated).

15. With respect to claim 31 and 37, the memory is destructive read memory (col. 3, lines 41
– 42).

16. Claim 29 is rejected under 35 U.S.C. 102(e) as being anticipated by Garney et al. (US
Patent Application Publication No. 2002/0199152, hereinafter “Garney”).

Garney discloses a method comprising:

storing metadata comprising usage information for data in a memory (page 2, paragraph
21, ECC data); and

updating usage information for data read from the memory during a writeback cycle to
write the read data back to the memory (figure 4, 402 and 406, when a correctable error occurs in
the in the ECC data but not in the protected data, ECC data is corrected, i.e. updated, and written
back), wherein the memory is a non-volatile cache memory (page 2, paragraph 24).

17. Claims 23, 51 and 55 are rejected under 35 U.S.C. 102(e) as being anticipated by
Swaminathan et al. (US Patent Application Publication No. 2003/0046487).

Art Unit: 2189

Swaminathan discloses an apparatus (figure 1, 100) comprising:
memory store data and usage information for data in the memory, wherein usage information (figure 2, 200, sector counter) for data read from the memory is to be updated during a writeback cycle to write the read data back to the memory wherein the memory comprises non-volatile memory (figure 2, 208, 212).

Claim Rejections - 35 USC § 103

19. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

20. Claims 1 – 6, 11, 15, 26 – 30 and 32 – 34 are rejected under 35 U.S.C. 103(a) as being obvious over Ramakrishnan *et al.* (US Patent No. 5,636,355, hereinafter “Ramakrishnan”) in view of De Martin *et al.* (US Patent No. 5,619,675, hereinafter “De Martin”).

21. With respect to claims 1, 6, 11, 15, 26, 29, 30 and 32, Ramakrishnan discloses a method comprising:

keeping track of least recently used (LRU) information when a memory is accessed to read data (figure 2, 40, 42, 50, reading a dirty block); and

setting a usage bit (dirty block indication) during a writeback cycle to write the read data back to the memory, the usage bit indicating usage information for the read data (23, dirty blocks are purged/writtenback and their dirty indications cleared).

However, Ramakrishnan does not specifically disclose that keeping track of LRU involves checking a current clock period, current clock period being one of a given number of clock periods. On the other hand, De Martin discloses a method to keep track of LRU information that checks a current clock period (figure 3). De Martin also discloses a different set of usage bits (abstract, claim 2, ICBMs). These bits are set during a writeback cycle in the combined teachings since a writeback operation purges the associated cache entry and consequently the LRU list must be updated.

It would have been obvious to one of ordinary skill in the art, having the teachings of Ramakrishnan and De Martin before him at the time the invention was made, to use De Martin's method of locating LRU cache line in the computer system of Ramakrishnan to reduce memory overhead (De Martin, col. 2, lines 50 – 3).

22. With respect to claims 2, 3, 27 and 33, see De Martin col. 6, lines 51 – 52. See also claim 2.

23. With respect to claims 4, 28 and 34, see rejection of claim 1. An ICBM that corresponds to a current clock period is set whenever a cache buffer is accessed.

Art Unit: 2189

24. With respect to claim 5, the memory is a non-volatile cache memory (Ramakrishnan, col. 1, lines 62 – 64).

25. Claims 8, 9, 17, 20, 21, 42 – 45, 48 - 50 are rejected under 35 U.S.C. 103(a) as being obvious over Ramakrishnan and De Martin as applied above and further in view of Davis *et al.* (US Patent Application Publication No. 2003/0023922, hereinafter “Davis”).

Ramakrishnan and De Martin disclose all of the limitations of the claims with the exception of a non-volatile destructive magnetic memory. On the other hand, Davis discloses a magnetic random access memory (MRAM), which is a non-volatile destructive magnetic memory, suitable for both short term and long term storage applications (Davis, col. 1, page 1, paragraph 3).

It would have been obvious to one of ordinary skill in the art, having the teachings of Ramakrishnan, De Martin and Davis before him at the time the invention was made, to use the MRAM device in the disk cache design of Ramakrishnan and De Martin, since the MRAM devices have relatively low power consumption and relative fast access time, particularly for data write applications, which renders MRAM devices ideally suitable for both short term and long term storage applications (Davis, paragraph 3).

Allowable Subject Matter

26. Claim 46 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

27. Applicant's arguments regarding Shenk rejections have been fully considered but they are not persuasive. Contrary to Applicant's argument that "Shenk did not teach any count that can be equated with usage information for data recirculated through the shift register", Shenk specifically teaches that the last unit of data is recirculated a **predetermined** number of times. This requires counting the number of times (i.e., usage data) the last unit of data is being recirculated or written back as the data is being recirculated.

28. With respect to Applicant's arguments regarding Mizuno rejections, the Examiner agrees with Applicant's statement that the valid bit in the cache entry is set with different data when the old evicted data (the read data) is written back to dynamic memory. However, the Examiner does not agree with Applicant's conclusion that Mizuno does not teach the language of the claim. The claim limitation states: "**updating** usage information for data read during a writeback cycle to write the read data back to the memory." The language of the claim does not require that the valid bit in the cache entry be set or reset in response to eviction. It merely requires that the usage information be "updated." Prior to eviction the read data was tagged as valid. When it is evicted and written back it is no longer tagged as valid, i.e., usage information is updated.

29. With respect to Applicant's argument regarding Garney rejection, the Examiner would like to remind Applicant that references are read and applied from the perspective of one of ordinary skill in the art. Since Garney reference mainly concerns ECC encoder and decoder, it is

Art Unit: 2189

presumed that one skilled in the art has a basic understanding of how ECC works. Applicant can consult any standard text book on error correction codes available as of the date of the invention to verify the Examiner's explanations below. Error correction code data is overhead data attached to a block of data to protect its integrity and to recover from errors in the block. ECC reads on the usage information because the ECC bits indicate whether the block of data contains no error (can be used as is), contains correctable errors (can be used after correction) or contains uncorrectable errors (cannot be used reliably). When a correctable error occurs in the ECC overhead but the block of data is clean, the ECC can be recomputed and rewritten.

Conclusion

30. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Woo H. Choi whose telephone number is (571) 272-4179. The examiner can normally be reached on M-F, 9:00-5:30.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 09/945,266

Page 12

Art Unit: 2189

A handwritten signature in black ink, appearing to read 'Woo H. Choi', written in a cursive style.

Woo H. Choi

February 6, 2006